Garland S, Guttag J, Staunstrup J. Verification of VLSI Circuits Using LP. DPB [Internet]. 1988 Jul. 1 [cited 2024 May 9];17(258). Available from: https://tidsskrift.dk/daimipb/article/view/7842