Garland, S., J. Guttag, and J. Staunstrup. “Verification of VLSI Circuits Using LP”. DAIMI Report Series, vol. 17, no. 258, July 1988, doi:10.7146/dpb.v17i258.7842.