S. Garland, J. Guttag, and J. Staunstrup, “Verification of VLSI Circuits Using LP”, DPB, vol. 17, no. 258, Jul. 1988.