[1]
H. Esbensen, “Placement and global routing of VLSI macro-Cell layouts using genetic algorithms”, DPB, vol. 23, no. 491, Jul. 1994.