Garland, S., Guttag, J. and Staunstrup, J. (1988) “Verification of VLSI Circuits Using LP”, DAIMI Report Series, 17(258). doi: 10.7146/dpb.v17i258.7842.