Garland, S.; Guttag, J.; Staunstrup, J. Verification of VLSI Circuits Using LP. DPB 1988, 17.