

Basic Research in Computer Science

Hardware Verification using Monadic Second-Order Logic

David A. Basin Nils Klarlund

BRICS Report Series

RS-95-7

ISSN 0909-0878

January 1995

Copyright © 1995, BRICS, Department of Computer Science University of Aarhus. All rights reserved.

Reproduction of all or part of this work is permitted for educational or research use on condition that this copyright notice is included in any copy.

See back inner page for a list of recent publications in the BRICS Report Series. Copies may be obtained by contacting:

BRICS

Department of Computer Science University of Aarhus Ny Munkegade, building 540 DK - 8000 Aarhus C Denmark

Telephone: +45 8942 3360
Telefax: +45 8942 3255
Internet: BRICS@brics.dk

BRICS publications are in general accessible through WWW and anonymous FTP:

http://www.brics.dk/
ftp ftp.brics.dk (cd pub/BRICS)

Hardware Verification using Monadic Second-Order Logic

David A. Basin*
Max-Planck-Institut für Informatik
Im Stadtwald,
D-66123 Saarbrücken, Germany
basi n@mpi -sb. mpg. de

Nils Klarlund
BRICS†
Department of Computer Science
University of Aarhus,
Ny Munkegade
DK-8000 Aarhus C, Denmark
klarlund@daimi.aau.dk

Abstract

We show how the second-order monadic theory of strings can be used to specify hardware components and their behavior. This logic admits a decision procedure and counter-model generator based on canonical automata for formulas. We have used a system implementing these concepts to verify, or find errors in, a number of circuits proposed in the literature. The techniques we use make it easier to identify regularity in circuits, including those that are parameterized or have parameterized behavioral specifications. Our proofs are semantic and do not require lemmas or induction as would be needed when employing a conventional theory of strings as a recursive data type.

Keywords: Monadic second order logic, automatic theorem proving, hardware verification, mathematical induction.

1 Introduction

Properties of functions over finite domains may be established by state space enumeration. Consequently, combinational logic circuits may be viewed as Boolean functions, and the equivalence of circuits may be shown by exhaustive testing—which in turn may be optimized using Boolean decision diagrams (BDDs). But when the domain is infinite, direct enumeration is impossible. For example, although we can apply state space enumeration to prove that a 1-bit adder meets its specification, we cannot do the same for a parameterized n-bit adder.

There are similar problems in verifying temporal properties of a circuit that should hold over all instants of time. Typically such circuits are verified interactively, or semi-automatically using mathematical induction [1, 2, 7, 10, 12, 13, 15]; that is, a time-dependent property P(n) is shown to hold for all instants n by induction over n.

There is an alternative approach to such problems, however: find and analyze a finite characterization of the infinite state space. For example, an n-bit adder may be constructed by chaining together (ripple-carry style) n full adders. The resulting circuit is regular in both the informal and formal sense. If we view the input/output relation of an n-bit adder as words of length n over an alphabet describing inputs and

^{*}The first author was funded by the German Ministry for Research and Technology (BMFT) under grant ITS 9102. Responsibility for the content lies with the authors. The authors thank Alan Bundy, Harald Ganzinger, Tom Melham, and Natarajan Shankar for their feedback on a draft of this paper.

[†]Basic Research in Computer Science, Centre of the Danish National Research Foundation.

outputs at each position, then the language that is the union of all these languages for $n = 1, 2, \ldots$ can be recognized by a finite automaton and is thus a regular language.

Recently, other groups of researchers, e.g., [8, 16], have presented methods that exploit this kind of regularity. In [16], parameterized circuits are not described as such. Instead, the automaton model is inferred by observing the behavior of circuits for n=1,2... until some technical conditions indicate a fixed point. Alternatively [8, 9] identify classes of parameterized circuits that can be described by recursive BDD tree structures which, for certain classes, correspond to finite automata. While these techniques are novel and can be very effective, they have their drawbacks. In particular, circuits must be encoded directly as automata as opposed to more declaratively by functions or relations that mirror their structure. Similarly, behavioral specifications are encoded instead of being expressed in a more conventional specification language that admits logical connectives, functions, and the like. As a result, circuits and their specifications may be considerably more complex than what is possible in richer languages.

We report here on a logical characterization of regular circuits that generalizes the class of circuits describable by previous methods. We believe it gives a better understanding of when regularity can be exploited to prove automatically the correctness of circuits. Moreover, it allows specification closer to what is possible within richer specification languages.

Our work is based on a second-order monadic theory of strings, M2L(Str), and a system, Mona, that implements a decision procedure and counter-model generator for statements in this logic [5]. M2L(Str) is a very concise, but so far in practice unexplored, way of characterizing regularity. Operators in the logic formalize positions and sets of positions within strings and relate them by means of quantification and logical connectives. These connectives suffice to directly encode Boolean logic and all non-parameterized circuits. Quantification over sets of positions can encode parameterized circuits with regular connectivity like ripple-carry adders. The logic still admits a decision procedure and counter-model generator based on constructing a canonical automaton for each subformula. As a result, tautology checking is decidable, although in non-elementary time (the lower bound is a stack of exponentials of height proportional to the size of the formula). Thus in principle, we can automatically verify the correctness of circuits relative to specifications that are also expressible in M2L(Str).

Perhaps surprisingly, we show here that verification is possible in practice too. In this report we document the automatic verification of a parameterized Arithmetic Logic Unit (ALU) and a timed flipflop in Mona. Moreover, we show how counter-model generation within M2L(Str) provides a useful tool for debugging and testing incorrect circuits and specifications. Hence, Mona provides not just a tool for circuit validation, but also for circuit development, debugging, and prototyping.

While the applications we present are new, it has been known for over 30 years that monadic secondorder theories define regular languages and hence are decidable. The staggering theoretical complexity
seemed to preclude practical experiments. And the limited expressibility of M2L(Str) means that not
all parameterized circuits or their behavior can be specified. For example, one cannot encode a network
whose connectivity is non-regular (e.g., parameterized grids). Furthermore, specifications are limited in
the amount of arithmetic that may be formalized; the slightly stronger logic WS1S allows one to express
Presburger arithmetic, but little more [17]. Even when arithmetic operations are expressible, a specification
in M2L(Str) may be less direct than one in a more expressive logic. As we shall see, arithmetic must be
encoded as operations over strings.

Despite these obstacles, we were still able to solve interesting problems. For example, the ALU that we verified (see §3) required only half a CPU minute (on a SPARC station 20) and a couple of megabytes of memory; the largest intermediate automaton generated by Mona in this example contained 154 states.

We proceed as follows. In §2 we give an introduction to M2L(Str) and Mona. In §3 we consider verification of parameterized hardware and verify a parameterized adder and ALU. In §4 we consider timed hardware and use Mona to analyze a D-type flipflop. Such memory devices involve feedback, and formal analysis of their properties is surprisingly difficult. We begin by considering a specification given by [7] that was verified by hand. We use Mona to generate a minimal counterexample to this specification

and, through further experiments, we develop a correct specification. This demonstrates how M2L(Str) can be used not just as the basis of a yes/no decision procedure, but also as a tool supporting the development and analysis of complex circuits. In the final section we draw conclusions and make further comparisons.

2 The Second-Order Monadic Logic on Strings

We employ a theory M2L(Str), where a closed formula is interpreted relative to a natural number n, called the *length*. A first-order variable p denotes a number i, $0 \le i < n$, called a *position*. A second-order variable P denotes a subset of $\{0, \ldots, n-1\}$. Alternatively, a second-order variable can be viewed as designating a bit pattern $b_0 \ldots b_{n-1}$ of length n, where b_i is 1 if and only if i belongs to the interpretation of P.

First-order terms are formed from first-order variables, and constructors of the form 0 (denoting the position 0), \$\$ (denoting the last position n-1) and $t \oplus i$ and $t \ominus i$ where t is a first-order term and i is a natural number (denoting j+i mod n and j-i mod n, where j is the interpretation of t). Second-order terms are built from second-order variables, the constants **empty** and **all** (which denote \emptyset and $\{0,\ldots,n-1\}$), and are combined using \cap, \cup , and \mathbb{C} (complement relative to $\{0,\ldots,n-1\}$). For t_1 and t_2 first-order terms and S a second-order term, $t_1 \in S$, $t_1 = t_2$, $t_1 < t_2$, $t_1 \le t_2$, and $t_1 \ge t_2$ are formulas. Formulas are combined by the standard connectives $\neg, \wedge, \vee, \rightarrow$, and \leftrightarrow . There are two kinds of quantifiers: \exists^1 and \forall^1 over first-order variables and \exists^2 and \forall^2 over second-order variables.

As an example, the formula $\exists^1 p : p \in P$ states that "there exists a position p in P". More complex is

$$0 \in P \wedge \forall^1 p : p < \$ \rightarrow ((p \in P \rightarrow p \oplus 1 \not\in P) \wedge (p \not\in P \rightarrow p \oplus 1 \in P)),$$

which states that P contains exactly the even positions among $\{0, \ldots, n-1\}$. We also view P as a bit vector and write P(p) for $p \in P$.

A formula ϕ , with free variables, defines a regular language denoting the interpretations that make ϕ true. For example, the formula $\phi \equiv P = \mathbb{C} Q$ defines a language $L(\phi)$ over \mathbb{B}^2 , where each $(b^1, b^2) \in \mathbb{B}^2$ denotes the membership status of the current position relative to the free second-order variables P and Q. The language is then the set of words describing interpretations of P and Q that make ϕ true. For example, if we represent the letter (b^1, b^2) as b^1 then

$$\begin{array}{ll} 0110 \\ 1001 \end{array} \in L(\phi) \quad \text{and} \quad \begin{array}{ll} 011 \\ 000 \end{array} \not \in L(\phi) \, .$$

This language represents the set of natural numbers n such that ϕ holds when interpreted over a string of length n.

We can construct an automaton recognizing $L(\phi)$ by standard operations of product, subset construction, and projection. A closed formula ϕ corresponds to an automaton over a one-letter alphabet and is a tautology when the automaton accepts strings of all lengths. For any formula ϕ that is not valid, we can extract from its corresponding automaton a minimal length string defining an interpretation making ϕ invalid. We use this procedure to generate counter-examples to proposed theorems. For details about how the decision procedure is implemented based on BDDs (used to compress alphabets, which are exponential in the number of free variables), see [5].

3 Parameterized Hardware

In this section we specify and verify the correctness of a simple parameterized n-bit ALU given in [14].

3.1 Preliminaries: Boolean Logic

Boolean connectives and quantification over Booleans are not part of M2L(Str), but can easily be encoded. In particular, each Boolean variable b is encoded by a second-order variable B, and occurrences of b in formulas are encoded as $0 \in B$. Quantification over Booleans (\forall^0 and \exists^0) is encoded using second-order quantification.¹ Non-parameterized circuits are then directly encoded using Boolean quantification and propositional connectives.

In hardware verification, circuits are traditionally represented as functions from inputs to outputs or as relations that hold between the port values. In the functional approach, components are connected by functional nesting. In the relational approach, circuits are viewed as constraints and joined together using conjunction; internal wires are represented by shared variables that are existentially quantified (see [3, 7] for discussions on this). In our work it makes no difference which approach we use, we may even mix them.

To begin with we define gates as functions:

```
not(a) \equiv \neg a
and(a,b) \equiv a \wedge b
or(a,b) \equiv a \vee b
xor(a,b) \equiv or(and(not(a),b),and(a,not(b)))
and3(a,b,c) \equiv and(and(a,b),c)
or3(a,b,c) \equiv or(or(a,b),c)
```

We may then define functions that compute the sum and carry bits for an adder and combine these into a relation specifying a full one-bit adder.

```
sum(a,b,c) \equiv xor(xor(a,b),c)
carry(a,b,c) \equiv or(and(xor(a,b),c),and(a,b))
full\_adder(a,b,out,cin,cout) \equiv (sum(a,b,cin) \leftrightarrow out) \land (carry(a,b,cin) \leftrightarrow cout)
```

Consider now an example of a simple theorem in Mona: if Boolean variables x, y, z, cin, and cout fulfill the $full_adder$ relation, then the outputs (z and cout) are uniquely determined given the inputs.

```
 \begin{array}{l} \forall^o x, y, cin: \exists^o z, cout: full\_adder(x, y, z, cin, cout) \\ \land \forall^o z', cout': (full\_adder(x, y, z', cin, cout') \rightarrow ((z' \leftrightarrow z) \land (cout' \leftrightarrow cout))) \end{array}
```

Mona reports that this is a tautology in under 1 CPU second. That is, it reduces this formula to a 1-state automaton that accepts all strings; this indicates that there are no strings, of any length, that encode a counter-model to this formula.

3.2 Correctness of an *n*-bit Adder

We next turn to parameterized hardware. Figure 1 gives an example of this for n = 3. In the general case, an n-bit adder is constructed by wiring together n 1-bit adders where the carry-out of the ith becomes the carry-in of the i+1st. The first and last carry are special cases: the first carry has the value of the carry-in and the last has the value of the carry-out. We can directly specify this using two existentially quantified second-order variables C and D which represent sequences of carry-in and carry-out bits.

¹For example the Boolean formula $\forall^0 x, y : \neg(x \land \neg y)$ is encoded as the M2L(Str) sentence $\forall^2 X, Y : \neg(0 \in X \land \neg(0 \in Y))$. Input to Mona consists of a sequence of definitions and a formula to be proved. The definitions are expanded using the Unix m4 macro processor and emacs macros. To spare the reader from concrete Mona syntax we will take liberties with syntax in what follows, for example manually pretty printing formulas.




Figure 1: n-bit adder for n=3

$$\begin{array}{ll} n_add(X,Y,Z,cin,cout) & \equiv & \exists^2 C,D: (\forall^1 p:full_adder\ (X(p),Y(p),Z(p),C(p),D(p))) \\ & & \wedge (\forall^1 p: (p<\$) \to (D(p) \leftrightarrow C(p\oplus 1))) \\ & & \wedge (C(0) \leftrightarrow cin) \wedge (D(\$) \leftrightarrow cout) \end{array}$$

Having described an implementation, we now specify its functionality. M2L(Str) is a logic about strings and string positions, and an arithmetic specification must be encoded within this limited language. In particular, we encode addition as an algorithm over strings representing bit-patterns, i.e., binary addition. A simple way to do this is to mimic how addition is computed with pencil and paper. The *i*th output bit is set if the sum of the *i*th inputs and carry-in is 1 mod 2, and the *i*th carry bit is set if at least two of the previous inputs and carry was set. The 0th carry and the final values must be computed as special cases.

```
\begin{array}{rcl} at\_least\_two(a,b,c) & \equiv & (a \wedge b) \vee (a \wedge c) \vee (b \wedge c) \\ mod\_two(a,b,c,d) & \equiv & a \leftrightarrow b \leftrightarrow c \leftrightarrow d \\ add(X,Y,Z,cin,cout) & \equiv & \exists^2C:C(0) \leftrightarrow cin \\ & & \wedge \forall^1p:mod\_two(X(p),Y(p),C(p),Z(p)) \\ & & \wedge ((p < \$) \to (C(p \oplus 1) \leftrightarrow at\_least\_two(X(p),Y(p),C(p)))) \\ & & \wedge (cout \leftrightarrow at\_least\_two(X(\$),Y(\$),C(\$))) \end{array}
```

We may automatically verify that add and n_add are equivalent: Mona reports in one CPU second that the following formula is a tautology.

```
\forall^2 X, Y, Z : \forall^0 cin, cout : add(X, Y, Z, cin, cout) \leftrightarrow n\_add(X, Y, Z, cin, cout)
```

Often we are interested in more than one property. With Mona, once preliminary definitions are made, it is easy to test them. For example, also in one CPU second Mona verifies that the n-bit adder computes a unique function from its outputs to its inputs:

```
\forall^2 X, Y : \forall^0 cin : \exists^2 Z : \exists^0 cout : n\_add(X, Y, Z, cin, cout) \\ \land \forall^2 Z' : \forall^0 cout' : (n\_add(X, Y, Z', cin, cout') \rightarrow (Z = Z' \land (cout \leftrightarrow cout')))
```

Alternatively, we have checked (one CPU second) that our specification defines a commutative operation:

$$\forall^2 X, Y, Z : \forall^0 cin, cout : add(X, Y, Z, cin, cout) \leftrightarrow add(Y, X, Z, cin, cout)$$

3.3 Correctness of an *n*-bit ALU

We now apply our approach to a more complex circuit—a parameterized *n*-bit ALU. The circuit we analyze is presented in [14]. It is also an interesting theorem for comparison, since it has been recently verified in induction based systems CLAM and PVS (see comparison in §5).

Selection					
s_2	s_1	s_0	cin	Output	Function
0	0	0	0	F = A	Transfer A
0	0	0	1	F = A + 1	Increment A
0	0	1	0	F = A + B	Addition
0	0	1	1	F = A + B + 1	Addition with carry
0	1	0	0	F = A - B - 1	Subtract with borrow
0	1	0	1	F = A - B	Subtract
0	1	1	0	F = A - 1	Decrement A
0	1	1	1	F = A	Transfer A
1	0	0	X	$F = A \vee B$	OR
1	0	1	X	$F = A \oplus B$	XOR
1	1	0	X	$F = A \wedge B$	AND
1	1	1	X	$F = \overline{A}$	Complement A

Table 1: Function Table for ALU

ALU specification

The ALU is designed to perform 8 arithmetic and 4 logical operations. The 12 functions are selected through 3 "selection" lines s_0 , s_1 , s_2 and the carry-in cin as described in table 1. For example when the s_i are 0 and cin is 1 the ALU increments the n-bit input A and places the result in F, producing a carry-out when every bit in F is set.

To specify the functionality of the ALU, we must specify each of these functional sub-units. We begin with abbreviations that define relational versions of the previously defined gates. For example:

$$notrel(a, b) \equiv not(a) \leftrightarrow b$$

 $andrel(a, b, c) \equiv and(a, b) \leftrightarrow c$

Other relations used are defined analogously.

Using these we may directly define all of the logical and some of the simpler arithmetic functions.

```
transfer(To, From) \equiv To = From
compl(A, F) \equiv \forall^{1}x : notrel(A(x), F(x))
OR(A, B, F) \equiv \forall^{1}x : orrel(A(x), B(x), F(x))
XOR(A, B, F) \equiv \forall^{1}x : xorrel(A(x), B(x), F(x))
AND(A, B, F) \equiv \forall^{1}x : andrel(A(x), B(x), F(x))
```

The other function definitions require some basic arithmetic. For b a Boolean encoded by a second-order variable B, define zero(b) to be B = empty and one(b) as $B(0) \wedge \forall^1 p : (p > 0 \rightarrow \neg B(p))$. We can now directly define the remaining arithmetic functions using the previously defined addition operator add.

```
\begin{array}{rcl} add\_no\_carry(A,B,F,cout) & \equiv & \exists^{0}cin:zero(cin) \wedge add(A,B,F,cin,cout) \\ add\_with\_carry(A,B,F,cout) & \equiv & \exists^{0}cin:one(cin) \wedge add(A,B,F,cin,cout) \\ one\_compl\_add(A,B,F,cout) & \equiv & \exists^{0}cin:\exists^{2}Comp:zero(cin) \\ & & \wedge compl(B,Comp) \wedge add(A,Comp,F,cin,cout) \\ two\_compl\_add(A,B,F,cout) & \equiv & \exists^{0}cin:\exists^{2}Comp:one(cin) \\ & & \wedge compl(B,Comp) \wedge add(A,Comp,F,cin,cout) \\ & & decrement(A,F,cout) & \equiv & \exists^{0}v:one(v) \wedge two\_compl\_add(A,v,F,cout) \\ \end{array}
```




Figure 2: n-bit ALU (n = 2)

Now, using the following auxiliary definitions

$$if_3(a,b,c,d) \equiv (a \wedge b \wedge c) \rightarrow d$$

 $if_4(a,b,c,d,e) \equiv (a \wedge b \wedge c \wedge d) \rightarrow e$

we directly encode $alu_spec(s_0, s_1, s_2, A, B, F, cin, cout)$ by specifying the function table (Table 1) as follows.

```
if4(\neg s_2, \neg s_1, \neg s_0, \neg cin, transfer(A, F)) \wedge if4(\neg s_2, \neg s_1, \neg s_0, cin, increment(A, F, cout))
```

- $\wedge \quad if4(\neg s_2, \neg s_1, s_0, \neg cin, add_no_carry(A, B, F, cout)) \wedge if4(\neg s_2, \neg s_1, s_0, cin, add_with_carry(A, B, F, cout)) \\$
- $\wedge \quad if4(\neg s_2, s_1, \neg s_0, \neg cin, one_compl_add(A, B, F, cout)) \wedge if4(\neg s_2, s_1, \neg s_0, cin, two_compl_add(A, B, F, cout))$
- $\land if4(\neg s_2, s_1, s_0, \neg cin, decrement(A, F, cout)) \land if4(\neg s_2, s_1, s_0, cin, transfer(A, F))$
- $\wedge if3(s_2, \neg s_1, \neg s_0, OR(A, B, F)) \wedge if3(s_2, \neg s_1, s_0, XOR(A, B, F))$
- $\wedge \quad if3(s_2, s_1, \neg s_0, AND(A, B, F)) \wedge if3(s_2, s_1, s_0, compl(A, F)) .$

ALU implementation

The ALU implementation, as specified in [14] is given in Figure 2. The corresponding M2L(Str) formula is encoded analogously to the parameterized adder. The only additional complication is that the description should be subdivided into two parts: an initialization block and a repeating ALU block. The first part, which we call *init* computes negations of the selection wires and conjunctions of them and their negations.

$$init(s_0, s_1, s_2, v_0, v_1, n) \equiv \exists^0 n_0, n_1 : notrel(s_0, n_0) \land notrel(s_1, n_1) \land notrel(s_2, n) \land and 3rel(n_0, s_1, s_2, v_0) \land and 3rel(n_0, n_1, s_2, v_1)$$

The remainder of the ALU consists of the regular repetition of 1-bit ALU sections. These sections also require the switching wires s_i and the results of the *init* section computed on the wires v_0 , v_1 , and n.

```
one_alu(a, b, f, cin, cout) \equiv \exists^0 w_1, w_2, w_3, w_4, w_5, w_6, w_7, w_8 : and rel(n, cin, w_1) \land and rel(v_1, b, w_2) \land and rel(v_0, w_8, w_3) \land or 3rel(w_2, w_3, a, w_4) \land and rel(b, s_0, w_5) \land and rel(w_8, s_1, w_6) \land or rel(w_5, w_6, w_7) \land not rel(b, w_8) \land full\_adder(w_4, w_7, f, w_1, cout)
```

We may now combine the *init* block with ripple-carried 1-bit ALU units to specify the parameterized ALU. The ALU sections are hooked together as were the adder sections in the parameterized adder example.

```
n\_alu(s_0, s_1, s_2, A, B, F, cin, cout) \equiv \exists^2 C, D : \exists^0 v_0, v_1, n : init(s_0, s_1, s_2, v_0, v_1, n) \\ \wedge (\forall^1 p : one\_alu(A(p), B(p), F(p), C(p), D(p))) \\ \wedge (\forall^1 p : (p < \$) \rightarrow (D(p) \leftrightarrow C(p \oplus 1))) \\ \wedge (C(0) \leftrightarrow cin) \wedge (D(\$) \leftrightarrow cout)
```

Mona verifies, in 27 seconds, the correctness of the ALU: when the inputs satisfy the circuit relation, they satisfy the ALU specification.

```
\forall^2 A, B, F : \forall^0 s_0, s_1, s_2, cin, cout : n\_alu(s_0, s_1, s_2, A, B, F, cin, cout)

\rightarrow alu\_spec(s_0, s_1, s_2, A, B, F, cin, cout)
```

Other properties, such as the functional relation between the inputs and outputs, are also easily checked.

4 Timed Hardware

We now consider circuits with timed specifications and feedback. A good example is the standard implementation of a D-type flipflop as shown in Figure 3. Although this circuit looks simple, understanding and demonstrating its correctness is a difficult task. A thorough and very well-written analysis of this flipflop is given by Hanna and Daeche in [10].² They used Veritas, a theorem prover based on a higher-order logic, to give a comprehensive analysis using a partial description of waveforms. Their analysis is complex, and it took an experienced user a week to construct the proof.

Our starting point is a simpler model of this circuit proposed by Gordon in [7]. He used a discrete representation of time and assumed each gate had a delay of one time unit. The proof that the circuit meets its specification, which he notes "is fairly complicated" was done by hand only. The flipflop and Gordon's specification are easily encoded in Mona with Gordon's choice of timing parameters. To our surprise, our system generated a counterexample (in only 9 seconds).³

Analysis of this failed proof attempt led us to discover that the theorem as stated in [7] does not hold without additional assumptions; in particular, that the circuit must not oscillate to begin with and that inputs D and CK are further constrained so as to prevent the circuit from becoming unstable.

To help us reason about events and intervals, we use the following predicates:

²Hanna and Daeche challenge the reader (page 193):

[&]quot;It turns out, on analysis, that the *modus operandi* of this circuit is far from simple: in fact, it is unusually complex, and (so the authors found) difficult to understand intuitively. (If, like most people, you find this remark difficult to accept at face value, read the rest of this account, then set it aside, and attempt, within (say) one working day, to come up with a carefully justified account of 'how' the proposed implementation is intended to function...)"

³The counterexample is the following strings of length 8: D = 11010100, CK = 10110010, Q = 10101111, $P_1 = 00010101$, $P_2 = 11111111$, $P_3 = 10100111$, $P_4 = 11111101$, and $P_5 = 10101000$.




Figure 3: D-Type Flipflop

- the value of F is stable in $[t_1, t_2]$: $stable(t_1, t_2, F) \equiv \forall^1 t : t_1 \leq t \leq t_2 \rightarrow (F(t) \leftrightarrow F(t_1))$
- t_2 is the first instant after t_1 when F becomes high: $next(t_1, t_2, F) \equiv t_1 < t_2 \land F(t_2) \land (\forall^1 t : t_1 < t < t_2 \rightarrow \neg(F(t))$
- F rises at t: $rise(t, F) \equiv t > 0 \land (\neg F(t \ominus 1) \land F(t))$
- F falls at t: $fall(t, F) \equiv t > 0 \land (F(t \ominus 1) \land \neg F(t))$

Also, we use the higher-order predicate (also just a macro) eqpred(Out, Q, Ival), where Out is a second-order term, Q is a predicate Q(p, I) with p a first-order variable and I a second-order variable. The predicate eqpred(Out, Q, Ival) holds if and only if for all p, $Out(p) \leftrightarrow Q(p, Ival)$. Thus Out is the result of evaluating Q according to Ival. For example, eqpred(P, rise, CK) holds if and only if P is the set of time instants for which the clock goes high.

4.1 The circuit

The temporal behavior of a unit-delay nand-gate with inputs I_1 and I_2 and output O is described by


$$nand(I_1, I_2, O) \equiv \forall^1 t : t < \$ \rightarrow O(t \oplus 1) \leftrightarrow \neg(I_1(t) \land I_2(t)).$$

If we call the corresponding predicate for three inputs $nand3(I_1, I_2, I_3, O)$, then the flipflop in Figure 3 is described by

$$dtype_imp \equiv nand(P_2, D, P_1) \wedge nand3(P_3, CK, P_1, P_2) \wedge nand(P_4, CK, P_3) \wedge nand(P_1, P_3, P_4) \wedge nand(P_3, P_5, Q) \wedge nand(Q, P_2, P_5).$$

4.2 Stability analysis

In our model a simple flipflop may begin to oscillate due to a single negative spike:



One condition for the circuit to be stable is that the inputs do not change for a period of length <code>input_stable_time</code>. We define

```
input\_stable(t) \equiv t + input\_stable\_time - 1 \leq \$
\land stable(t, t + input\_stable\_time - 1, D)
\land stable(t, t + input\_stable\_time - 1, CK)
```

to denote that inputs are stable for a period of length *input_stable_time*.⁴ For our purposes, we regard the circuit as stable if both flipflops connected to the inputs are stable, i.e.,

```
circuit\_stable(t) \equiv t + circuit\_stable\_time - 1 \leq \$
\land stable(t, t + circuit\_stable\_time - 1, P_1)
\land stable(t, t + circuit\_stable\_time - 1, P_2)
\land stable(t, t + circuit\_stable\_time - 1, P_3).
```

(Note that P_4 need not be restricted for the stability analysis.)

Stability preservation of the circuit can be expressed informally as: if the circuit is stable at some t_s and if the inputs are held stable at t_i then there is $t_s' \geq t_i$ such that the circuit is stable at t. Thus, we define

```
 \begin{array}{ll} \mathit{stability\_preserved} \equiv & (\exists^1 t_s: \ \mathit{circuit\_stable}(t_s)) \rightarrow \\ & (\forall^1 t_i: \mathit{input\_stable}(t_i) \land ``t_i \ \mathit{not \ too \ close \ to} \ \$" \rightarrow \\ & \exists t_s': t_s' \geq t_i \land \ \mathit{circuit\_stable}(t_s')) \,. \end{array}
```

Here " t_i not too close to \$" is a condition that is necessary since formulas are interpreted over finite sequences only. We have chosen it to be simply true. But in general, some constant must be chosen so that the quantification $\exists^1 t'_s$ succeeds before "time runs out," i.e. before the finite segment of time that the logic is interpreted over ends.

4.3 Input requirements

Stability is not preserved unless the inputs are restrained. The clock signal must not form a negative spike of duration less than min_clock_low or a positive spike of duration less than min_clock . The D signal must be stable for at least setup units before CK rises. We define these conditions as

```
input\_requirements \equiv \forall^1 t: (fall(t, CK) \rightarrow stable(t, min\_clock\_low - 1, CK)) \land (rise(t, CK) \rightarrow stable(t, min\_clock - 1, CK)) \land (rise(t, CK) \rightarrow stable(t - setup, t, D).
```

Now, with the choices

min_clock_low	2
setup	2
$circuit_stable_time$	2
$input_stable_time$	4


⁴We here use + instead of ⊕. The formula t < t' + 3 holds if + is interpreted in the usual sense without "wrap-around." We need the conjunct " $t + input_stable_time - 1 \le \$$ " to prevent t from lying too close to the end.

 $dtype_imp \land input_requirements \rightarrow stability_preserved$

in about 15 seconds. These constants are optimal. For example, if we lower setup to 1, then the counter-example

is produced. Here we have made t_s and t_i free variables so that Mona can generate a counter-example that identifies the exact spot of trouble.⁵ One clearly sees how the failure of maintaining the D signal stable before the rise of the clock results in oscillations despite that the inputs are later kept stable.

The essential D-flipflop behavior is as depicted below: if the circuit is stable at t_0 and the clock rises at t_r , then falls at t_f (after at least min_clock units from t_r), and then rises again at t'_r (after at least min_clock_low units from t_f), then the value of D at t_r appears at Q at time $t_r + stabilization$ and remains there until time $t'_r + mem$ provided that the D value is held constant in the period from $t_r - setup$ until $t_r + hold$. This complicated set of circumstances is best illustrated in a diagram:



Formally, we express these conditions as:

$$\begin{array}{ll} \textit{dtype} \; \equiv \forall & t_0, t_r, t_f, t_r': \\ & (\textit{circuit_stable}(t_0) \land t_0 < t_r \land \textit{rise}(t_r, CK) \\ & \land (\exists^2 P: \textit{eqpred}(P, \textit{rise}, CK) \land \textit{next}(t_r, t_r', P)) \\ & \land (\exists^2 P: \textit{eqpred}(P, \textit{fall}, CK) \land \textit{next}(t_r, t_f, P))) \rightarrow \\ & (\textit{stable}(t_r + \textit{stabilization}, t_r' + \textit{mem}, Q) \\ & \land Q(t_r + \textit{stabilization}) \leftrightarrow D(t_r)) \end{array}$$

With the additional choices

min_clock	2
hold	1
mem	1

⁵Note that t_i and t_s are first-order position variables. These are actually encoded in Mona as second-order variables ranging over singleton sets. E.g., t_i and t_s point to the 2nd and 0th position respectively.

is verified in about 15 seconds. Also, experiments show that these values cannot be lowered.

5 Statistics, Comparison, and Conclusions

The case studies presented here were carried out over two weeks using the Mona system. This time included adding extensions to the system to generate counter-models and debugging of specification errors caused by the primitive front end supported by the current implementation.

It is instructive to compare our proofs with previous proofs of these circuits. The parameterized adder and ALU were also studied by Cantu using the Edinburgh Clam System [6] and by Cyrluk et. al. using PVS [4]. CLAM is a system that generates proofs by induction for a higher-order logic (a constructive type theory). Cantu's development took two weeks and the proof is constructed automatically (in about 6 minutes) by CLAM. His specification shares some similarities to ours, but differs in several important respects. He specified the circuit as a recursive function while we specified it as a non-recursive relation. Both are valid representation techniques, but note that we cannot write explicit recursive functions in M2L(Str). On the other hand, if Cantu had specified a recursively defined relation, the system he uses would have been unable to construct a proof.⁶

The ALU theorem was also verified using PVS. PVS is a semi-interactive theorem prover that features built-in simplifiers and decision procedures; for example BDDs are used for propositional reasoning. Users can control proof construction by writing proof strategies (similar to tactics in the LCF sense). In [4] the adder and the ALU are verified using the induction, normalization, and BDD features of PVS. The formalization of these circuits is similar to Cantu's. Verification by induction of the parameterized adder is stated to last approximately 2 minutes (as opposed to our time of one second) although their proof of the ALU required only three times as much time (90 seconds versus our 27 seconds).

Reasoning about temporal properties of circuits like flip-flops can be carried out in systems based on different varieties of temporal logic. We believe, however, that the ability to refer directly to instants of time — instead of being restrained by a particular set of temporal modalities (which can be directly defined in Mona) — is a particular advantage when the behavior is as complex as that of the circuit studied.

As discussed in §4, verification of flipflops has been laboriously carried out in theorem provers based on higher-order logic and here the use of Mona brings real advantages. Of course, unlike interactive proof, our approach is inherently limited by the combinatorial explosion that follows when the number of variables or gates become bigger. However, being a subset of higher-order logic, our method is particularly suited for integration into traditional theorem proving systems and would supplement such systems in the same way as integration of BDD and model checking procedures [4, 11].

References

- [1] David Basin and Peter DelVecchio. Verification of combinational logic in Nuprl. In *Hardware Specification, Verification and Synthesis: Mathematical Aspects*, Ithaca, New York, 1989. Springer-Verlag.
- [2] Albert Camilleri, Mike Gordon, and Tom Melham. Hardware verification using higher-order logic. In D. Borrione, editor, From HDL Descriptions to Guaranteed Correct Circuit Designs, pages 43–67. Elsevier Science Publishers B. V. (North-Holland), 1987.

⁶To the best of our knowledge, all systems automating proof by mathematical induction are geared towards reasoning about recursively specified functions, but not recursively specified relations. Indeed, some provers used for hardware verification, such as NQTHM, are so biased towards functions that they cannot represent hardware specified relationally (e.g., they lack existential quantification).

- [3] Albert John Camilleri. Executing Behavioural Definitions in Higher Order Logic. PhD thesis, University of Cambridge, 1988.
- [4] Cyrluk D., S. Rajan, N. Shankar, and M.K. Srivas. Effective theorem proving for hardware verification. In Second International Conference On Theorem Proving In Circuit Deisgn: Theory, Practice and Experience, Bad Herrenalb, Germany, September 1994.
- [5] Klarlund et al. A BBD based implementation of M2L on strings. In preparation, 1994.
- [6] 1994 Francisco Cantu, Edinburgh DAI. Personal Communication.
- [7] Michael J. Gordon. Why higher-order logic is a good formalism for specifying and verifying hardware. In G. J. Milne and P. A. Subrahmanyam, editors, *Formal Aspects of VLSI Design*. North-Holland, 1986.
- [8] A. Gupta and Allen L. Fisher. Parametric circuit representation using inductive boolean functions. In C. Courcoubetis, editor, Computer Aided Verification, CAV' 93, LNCS 697, pages 15–26. Springer Verlag, 1993.
- [9] A. Gupta and Allen L. Fisher. Tradeoffs in canonical sequential function representations. In *Proceedings* of the IEEE International Conference on Computer Design, October 1994.
- [10] F.K. Hanna and N. Daeche. Specification and verification using higher-order logic: a case study. In G.J. and P.A. Subrahmanyam Milne, editor, Formal Aspects of VLSI Design, pages 179–213. Elsevier Science Publishers B.V., 1986.
- [11] Hardi Hungar. Combining model checking and theorem proving to verify parallel processes. In C. Courcoubetis, editor, *Computer Aided Verification*, *CAV'* 93, *LNCS* 697, pages 154–165. Springer Verlag, 1993.
- [12] Warren Hunt. Microprocessor design verification. *Journal of Automated Reasoning*, 5(4):429–460, 1989.
- [13] Warren J. Hunt. The mechanical verification of a microprocessor design. In D. Borrione, editor, From HDL Descriptions to Guaranteed Correct Circuit Designs, pages 89–129. Elsevier Science Publishers B. V. (North-Holland), 1987.
- [14] M. Morris Mano. Digital logic and computer design. Prentice-Hall, Inc., 1979.
- [15] T. F. Melham. Using recursive types of reasoning about hardware in higher order logic. In *International Working Conference on The Fusion of Hardware Design and Verification*, pages 26–49, July 1988.
- [16] J.-K. Rho. and F. Somenzi. Automatic generation of network invariants for the verification of iterative sequential networks. In C. Courcoubetis, editor, Computer Aided Verification, CAV' 93, LNCS 697, pages 123–137. Springer Verlag, 1993.
- [17] W. Thomas. Automata on infinite objects. In J. van Leeuwen, editor, *Handbook of Theoretical Computer Science*, volume B, pages 133–191. MIT Press/Elsevier, 1990.

Recent Publications in the BRICS Report Series

- RS-95-7 David A. Basin and Nils Klarlund. *Hardware Verification using Monadic Second-Order Logic*. January 1995. 13 pp.
- RS-95-6 Igor Walukiewicz. A Complete Deductive System for the μ -Calculus. January 1995. 39 pp.
- RS-95-5 Luca Aceto and Anna Ingólfsdóttir. *A Complete Equational Axiomatization for Prefix Iteration with Silent Steps.*January 1995. 27 pp.
- RS-95-4 Mogens Nielsen and Glynn Winskel. *Petri Nets and Bisimulations*. January 1995. 36 pp. To appear in TCS.
- RS-95-3 Anna Ingólfsdóttir. A Semantic Theory for Value-Passing Processes, Late Approach, Part I: A Denotational Model and Its Complete Axiomatization. January 1995. 37 pp.
- RS-95-2 François Laroussinie, Kim G. Larsen, and Carsten Weise. From Timed Automata to Logic - and Back. January 1995. 21 pp.
- RS-95-1 Gudmund Skovbjerg Frandsen, Thore Husfeldt, Peter Bro Miltersen, Theis Rauhe, and Søren Skyum. *Dynamic Algorithms for the Dyck Languages*. January 1995. 21 pp.
- RS-94-48 Jens Chr. Godskesen and Kim G. Larsen. Synthesizing Distinguishing Formulae for Real Time Systems. December 1994. 21 pp.
- RS-94-47 Kim G. Larsen, Bernhard Steffen, and Carsten Weise. *A Constraint Oriented Proof Methodology based on Modal Transition Systems*. December 1994. 13 pp.
- RS-94-46 Amos Beimel, Anna Gál, and Mike Paterson. *Lower Bounds for Monotone Span Programs*. December 1994. 14 pp.
- RS-94-45 Jørgen H. Andersen, Kåre J. Kristoffersen, Kim G. Larsen, and Jesper Niedermann. *Automatic Synthesis of Real Time Systems*. December 1994. 17 pp.